## Features

## - ENHANCEMENTS

- ispLSI 2032A is Fully Form and Function Compatible to the ispLSI 2032, with Identical Timing Specifcations and Packaging
- ispLSI 2032A is Built on an Advanced 0.35 Micron E $^{2}{ }^{\text {CMOS }}{ }^{\oplus}$ Technology
- HIGH DENSITY PROGRAMMABLE LOGIC
- 1000 PLD Gates
- 32 I/O Pins, Two Dedicated Inputs
- 32 Registers
- High Speed Global Interconnect
- Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
- Small Logic Block Size for Random Logic
- HIGH PERFORMANCE E ${ }^{2}$ CMOS ${ }^{\circledR}$ TECHNOLOGY
- $\mathrm{fmax}_{\mathrm{max}}^{\mathbf{~} 180 \mathrm{MHz} \text { Maximum Operating Frequency }}$
- tpd = 5.0 ns Propagation Delay
- TTL Compatible Inputs and Outputs
- Electrically Erasable and Reprogrammable
- Non-Volatile
- 100\% Tested at Time of Manufacture
- Unused Product Term Shutdown Saves Power
- IN-SYSTEM PROGRAMMABLE
- In-System Programmable (ISP ${ }^{\text {TM }}$ ) 5V Only
- Increased Manufacturing Yields, Reduced Time-toMarket and Improved Product Quality
- Reprogram Soldered Devices for Faster Prototyping
- OFFERS THE EASE OF USE AND FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS
- Complete Programmable Device Can Combine Glue Logic and Structured Designs
- Enhanced Pin Locking Capability
- Three Dedicated Clock Input Pins
- Synchronous and Asynchronous Clocks
- Programmable Output Slew Rate Control to Minimize Switching Noise
- Flexible Pin Placement
- Optimized Global Routing Pool Provides Global Interconnectivity


## Functional Block Diagram



## Description

The ispLSI 2032 and 2032A are High Density Programmable Logic Devices. The devices contain 32 Registers, 32 Universal I/O pins, two Dedicated Input Pins, three Dedicated Clock Input Pins, one dedicated Global OE input pin and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 2032 and 2032A feature 5V insystem programmability and in-system diagnostic capabilities. The ispLSI 2032 and 2032A offer nonvolatile reprogrammability of the logic, as well as the interconnect to provide truly reconfigurable systems.

The basic unit of logic on these devices is the Generic Logic Block (GLB). The GLBs are labeled A0, A1 .. A7 (Figure 1). There are a total of eight GLBs in the ispLSI 2032 and 2032A devices. Each GLB is made up of four macrocells. Each GLB has 18 inputs, a programmable AND/OR/Exclusive OR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any GLB on the device.

[^0]
## Specifications ispLSI 2032/A

## Functional Block Diagram

Figure 1. ispLSI 2032/A Functional Block Diagram


The devices also have 32 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, output or bi-directional I/O pin with 3-state control. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA . Each output can be programmed independently for fast or slow output slew rate to minimize overall output switching noise.

Eight GLBs, 32 I/O cells, two dedicated inputs and two ORPs are connected together to make a Megablock (Figure 1). The outputs of the eight GLBs are connected to a set of 32 universal I/O cells by the ORP. Each ispLSI 2032 and 2032A device contains one Megablock.

The GRP has as its inputs, the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells. All of these signals are made available to the inputs of the

GLBs. Delays through the GRP have been equalized to minimize timing skew.

Clocks in the ispLSI 2032 and 2032A devices are selected using the dedicated clock pins. Three dedicated clock pins (Y0, Y1, Y2) or an asynchronous clock can be selected on a GLB basis. The asynchronous or Product Term clock can be generated in any GLB for its own clock.

## Specifications ispLSI 2032/A

## Absolute Maximum Ratings 1

Supply Voltage $\mathrm{V}_{\mathrm{cc}}$ -0.5 to +7.0 V

Input Voltage Applied -2.5 to $\mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$

Off-State Output Voltage Applied ..... -2.5 to $\mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$
Storage Temperature $\qquad$ -65 to $150^{\circ} \mathrm{C}$

Case Temp. with Power Applied $\qquad$ -55 to $125^{\circ} \mathrm{C}$

Max. Junction Temp. ( $\mathrm{T}_{\mathrm{J}}$ ) with Power Applied ... $150^{\circ} \mathrm{C}$

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

DC Recommended Operating Condition

| SYMBOL | PARAMETER |  |  | MIN. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | Commercial | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 4.75 | 5.25 | V |
|  |  | Industrial | $T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 4.5 | 5.5 | V |
| VIL | Input Low Voltage |  |  | 0 | 0.8 | V |
| VIH | Input High Voltage |  |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}+1$ | V |

## Capacitance $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER | TYPICAL | UNITS | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: |
| $\mathbf{C}_{1}$ | Dedicated Input Capacitance | 6 | pf | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2.0 \mathrm{~V}$ |
| $\mathbf{C}_{2}$ | I/O Capacitance | 7 | pf | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IO}}=2.0 \mathrm{~V}$ |
| $\mathbf{C}_{3}$ | Clock Capacitance | 10 | pf | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{Y}}=2.0 \mathrm{~V}$ |

## Data Retention Specifications

| PARAMETER | MINIMUM | MAXIMUM | UNITS |
| :--- | :---: | :---: | :---: |
| Data Retention | 20 | - | Years |
| Erase/Reprogram Cycles | 10000 | - | Cycles |

Table 2-0008A-isp

## Specifications ispLSI 2032/A

Switching Test Conditions

| Input Pulse Levels | GND to 3.0V |  |
| :--- | :---: | :---: |
| Input Rise and Fall Time <br> $10 \%$ <br> to $90 \%$ | $-135,-150,-180$ | $\leq 1.5 \mathrm{~ns}$ |
|  | $-80,-110$ | $\leq 3 \mathrm{~ns}$ |
| Input Timing Reference Levels | 1.5 V |  |
| Output Timing Reference Levels | 1.5 V |  |
| Output Load | See Figure 2 |  |

steady-state active level.

## Output Load Conditions (see Figure 2)

| TEST CONDITION |  | R1 | R2 | CL |
| :---: | :--- | :---: | :---: | :---: |
| A |  | $470 \Omega$ | $390 \Omega$ | 35 pF |
| B | Active High | $\infty$ | $390 \Omega$ | 35 pF |
|  | Active Low | $470 \Omega$ | $390 \Omega$ | 35 pF |
| C | Active High to Z <br> at $V_{\text {OH }}-0.5 \mathrm{~V}$ | $\infty$ | $390 \Omega$ | 5 pF |
|  | Active Low to Z <br> at $V_{\text {OL }}+0.5 \mathrm{~V}$ | $470 \Omega$ | $390 \Omega$ | 5 pF |

Figure 2. Test Load

${ }^{*} C_{L}$ includes Test Fixture and Probe Capacitance.

## DC Electrical Characteristics

## Over Recommended Operating Conditions

| SYMBOL | PARAMETER | CONDITION |  |  | MIN. | TYP. ${ }^{3}$ | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vol | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  | - | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ |  |  | 2.4 | - | - | V |
| IIL | Input or I/O Low Leakage Current | $0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {IL }}$ (Max.) |  |  | - | - | -10 | $\mu \mathrm{A}$ |
| IIH | Input or I/O High Leakage Current | $3.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$ |  |  | - | - | 10 | $\mu \mathrm{A}$ |
| IIL-isp | ispEN Input Low Leakage Current | $0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {IL }}$ |  |  | - | - | -150 | $\mu \mathrm{A}$ |
| IIL-PU | I/O Active Pull-Up Current | $0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {IL }}$ |  |  | - | - | -150 | $\mu \mathrm{A}$ |
| IOS ${ }^{1}$ | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0.5 \mathrm{~V}$ |  |  | - | - | -200 | mA |
| ICC ${ }^{2,4}$ | Operating Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}}=0.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{HH}}=3.0 \mathrm{~V} \\ & \mathrm{f}_{\mathrm{TOGGLE}}=1 \mathrm{MHz} \end{aligned}$ | Comm. | -180, -150 | - | 60 | - | mA |
|  |  |  |  | Others | - | 40 | - | mA |
|  |  |  | Industrial |  | - | 40 | - | mA |

1. One output at a time for a maximum duration of one second. $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ was selected to avoid test problems by tester ground degradation. Characterized but not $100 \%$ tested.
2. Measured using two 16 -bit counters.
3. Typical values are at $\mathrm{V}_{C C}=5 \mathrm{~V}$ and $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$.
4. Maximum $I_{\mathrm{CC}}$ varies widely with specific device configuration and operating frequency. Refer to the Power Consumption section of this data sheet and Thermal Management section of the Lattice Semiconductor Data Book or CD-ROM to estimate maximum I Icc .

Specifications ispLSI 2032/A

External Timing Parameters

## Over Recommended Operating Conditions

| PARAMETER | TEST ${ }^{4}$ COND. | $\#^{2}$ | DESCRIPTION ${ }^{1}$ | -180 |  | -150 |  | -135 |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| tpd1 | A | 1 | Data Prop. Delay, 4PT Bypass, ORP Bypass | - | 5.0 | - | 5.5 | - | 7.5 | ns |
| tpd2 | A | 2 | Data Prop. Delay | - | 7.5 | - | 8.0 | - | 10.0 | ns |
| $\mathrm{fmax}^{\text {max }}$ | A | 3 | Clk Frequency with Internal Feedback ${ }^{3}$ | 180 | - | 154 | - | 137 | - | MHz |
| fmax (Ext.) | - | 4 | Clk Frequency with Ext. Feedback ( $\left.\frac{1}{\text { tsu2 }+ \text { tco } 1}\right)$ | 125 | - | 111 | - | 100 | - | MHz |
| fmax (Tog.) | - | 5 | Clk Frequency, Max. Toggle | 200 | - | 167 | - | 167 | - | MHz |
| tsu1 | - | 6 | GLB Reg Setup Time before Clk, 4 PT Bypass | 3.0 | - | 3.0 | - | 4.0 | - | ns |
| tcol | A | 7 | GLB Reg. Clk to Output Delay, ORP Bypass | - | 4.0 | - | 4.5 | - | 4.5 | ns |
| th1 | - | 8 | GLB Reg. Hold Time after Clk, 4 PT Bypass | 0.0 | - | 0.0 | - | 0.0 | - | ns |
| tsu2 | - | 9 | GLB Reg. Setup Time before Clk | 4.0 | - | 4.5 | - | 5.5 | - | ns |
| tco2 | - | 10 | GLB Reg. Clk to Output Delay | - | 4.5 | - | 5.0 | - | 5.5 | ns |
| th2 | - | 11 | GLB Reg. Hold Time after CIk | 0.0 | - | 0.0 | - | 0.0 | - | ns |
| tr1 | A | 12 | Ext. Reset Pin to Output Delay | - | 7.0 | - | 8.0 | - | 10.0 | ns |
| trw1 | - | 13 | Ext. Reset Pulse Duration | 4.0 | - | 4.5 | - | 5.0 | - | ns |
| tptoeen | B | 14 | Input to Output Enable | - | 10.0 | - | 11.0 | - | 12.0 | ns |
| tptoedis | C | 15 | Input to Output Disable | - | 10.0 | - | 11.0 | - | 12.0 | ns |
| tgoeen | B | 16 | Global OE Output Enable | - | 5.0 | - | 5.0 | - | 6.0 | ns |
| tgoedis | C | 17 | Global OE Output Disable | - | 5.0 | - | 5.0 | - | 6.0 | ns |
| twh | - | 18 | Ext. Synchronous Clk Pulse Duration, High | 2.5 | - | 3.0 | - | 3.0 | - | ns |
| twl | - | 19 | Ext. Synchronous CIk Pulse Duration, Low | 2.5 | - | 3.0 | - | 3.0 | - | ns |

1. Unless noted otherwise, all parameters use the GRP, 20 PTXOR path, ORP and YO clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16 -bit counter using GRP feedback.
4. Reference Switching Test Conditions section.

Specifications ispLSI 2032/A

External Timing Parameters

## Over Recommended Operating Conditions

| PARAMETER | $\begin{aligned} & \text { TEST }{ }^{4} \\ & \text { COND. } \end{aligned}$ | $\#^{2}$ | DESCRIPTION ${ }^{1}$ | -110 |  | -80 |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| tpd1 | A | 1 | Data Propagation Delay, 4PT Bypass, ORP Bypass | - | 10.0 | - | 15.0 | ns |
| tpd2 | A | 2 | Data Propagation Delay | - | 13.0 | - | 18.5 | ns |
| fmax | A | 3 | Clock Frequency with Internal Feedback ${ }^{3}$ | 111 | - | 84.0 | - | MHz |
| fmax (Ext.) | - | 4 | Clock Frequency with External Feedback $\left(\frac{1}{\text { tsu2 }+ \text { toot }}\right.$ ) | 77.0 | - | 57.0 | - | MHz |
| fmax (Tog.) | - | 5 | Clock Frequency, Max. Toggle | 125 | - | 83.0 | - | MHz |
| tsu1 | - | 6 | GLB Reg. Setup Time before Clock, 4 PT Bypass | 5.5 | - | 7.5 | - | ns |
| tcol | A | 7 | GLB Reg. Clock to Output Delay, ORP Bypass | - | 5.5 | - | 8.0 | ns |
| th1 | - | 8 | GLB Reg. Hold Time after Clock, 4 PT Bypass | 0.0 | - | 0.0 | - | ns |
| tsu2 | - | 9 | GLB Reg. Setup Time before Clock | 7.5 | - | 9.5 | - | ns |
| tco2 | - | 10 | GLB Reg. Clock to Output Delay | - | 6.5 | - | 9.5 | ns |
| th2 | - | 11 | GLB Reg. Hold Time after Clock | 0.0 | - | 0.0 | - | ns |
| tr1 | A | 12 | Ext. Reset Pin to Output Delay | - | 13.5 | - | 19.5 | ns |
| trw1 | - | 13 | Ext. Reset Pulse Duration | 6.5 | - | 10.0 | - | ns |
| tptoeen | B | 14 | Input to Output Enable | - | 14.5 | - | 24.0 | ns |
| tptoedis | C | 15 | Input to Output Disable | - | 14.5 | - | 24.0 | ns |
| tgoeen | B | 16 | Global OE Output Enable | - | 7.0 | - | 12.0 | ns |
| tgoedis | C | 17 | Global OE Output Disable | - | 7.0 | - | 12.0 | ns |
| twh | - | 18 | External Synchronous Clock Pulse Duration, High | 4.0 | - | 6.0 | - | ns |
| twl | - | 19 | External Synchronous Clock Pulse Duration, Low | 4.0 | - | 6.0 | - | ns |

1. Unless noted otherwise, all parameters use the GRP, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16 -bit counter using GRP feedback.
4. Reference Switching Test Conditions section.

## Specifications ispLSI 2032/A

Internal Timing Parameters ${ }^{1}$

## Over Recommended Operating Conditions

| PARAMETER | \# ${ }^{2}$ | DESCRIPTION | -180 |  | -150 |  | -135 |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| Inputs |  |  |  |  |  |  |  |  |  |
| tio | 20 | Input Buffer Delay | - | 0.6 | - | 0.6 | - | 1.1 | ns |
| tdin | 21 | Dedicated Input Delay | - | 1.1 | - | 1.3 | - | 2.4 | ns |
| GRP |  |  |  |  |  |  |  |  |  |
| tgrp | 22 | GRP Delay | - | 0.7 | - | 0.7 | - | 1.3 | ns |
| GLB |  |  |  |  |  |  |  |  |  |
| t4ptbpc | 23 | 4 Product Term Bypass Path Delay (Combinatorial) | - | 2.3 | - | 2.6 | - | 3.6 | ns |
| t4ptbpr | 24 | 4 Product Term Bypass Path Delay (Registered) | - | 3.1 | - | 3.1 | - | 3.6 | ns |
| t1ptxor | 25 | 1 Product Term/XOR Path Delay | - | 3.6 | - | 4.3 | - | 5.0 | ns |
| t20ptxor | 26 | 20 Product Term/XOR Path Delay | - | 4.1 | - | 4.6 | - | 5.1 | ns |
| txoradj | 27 | XOR Adjacent Path Delay ${ }^{3}$ | - | 4.8 | - | 5.0 | - | 5.6 | ns |
| tgbp | 28 | GLB Register Bypass Delay | - | 0.2 | - | 0.0 | - | 0.0 | ns |
| tgsu | 29 | GLB Register Setup Time before Clock | 0.5 | - | 0.7 | - | 0.3 | - | ns |
| tgh | 30 | GLB Register Hold Time after Clock | 1.8 | - | 1.8 | - | 3.0 | - | ns |
| tgco | 31 | GLB Register Clock to Output Delay | - | 0.7 | - | 0.8 | - | 0.7 | ns |
| tgro | 32 | GLB Register Reset to Output Delay | - | 1.0 | - | 1.2 | - | 1.1 | ns |
| tptre | 33 | GLB Product Term Reset to Register Delay | - | 2.8 | - | 2.9 | - | 4.4 | ns |
| tptoe | 34 | GLB Product Term Output Enable to I/O Cell Delay | - | 5.9 | - | 6.9 | - | 6.4 | ns |
| tptck | 35 | GLB Product Term Clock Delay | 2.5 | 3.8 | 2.5 | 4.1 | 2.9 | 5.2 | ns |
| ORP |  |  |  |  |  |  |  |  |  |
| torp | 36 | ORP Delay | - | 0.7 | - | 0.8 | - | 1.3 | ns |
| torpbp | 37 | ORP Bypass Delay | - | 0.2 | - | 0.3 | - | 0.3 | ns |
| Outputs |  |  |  |  |  |  |  |  |  |
| tob | 38 | Output Buffer Delay | - | 1.2 | - | 1.3 | - | 1.2 | ns |
| tsl | 39 | Output Slew Limited Delay Adder | - | 10.0 | - | 10.0 | - | 10.0 | ns |
| toen | 40 | I/O Cell OE to Output Enabled | - | 2.8 | - | 2.8 | - | 3.2 | ns |
| todis | 41 | I/O Cell OE to Output Disabled | - | 2.8 | - | 2.8 | - | 3.2 | ns |
| tgoe | 42 | Global Output Enable | - | 2.2 | - | 2.2 | - | 2.8 | ns |
| Clocks |  |  |  |  |  |  |  |  |  |
| tgy0 | 43 | Clock Delay, Y0 to Global GLB Clock Line (Ref. clock) | 1.9 | 1.9 | 2.1 | 2.1 | 2.3 | 2.3 | ns |
| tgy $1 / 2$ | 44 | Clock Delay, Y1 or Y2 to Global GLB Clock Line | 1.9 | 1.9 | 2.1 | 2.1 | 2.3 | 2.3 | ns |
| Global Reset |  |  |  |  |  |  |  |  |  |
| tgr | 45 | Global Reset to GLB | - | 4.1 | - | 4.7 | - | 6.4 | ns |

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.
3. The XOR adjacent path can only be used by hard macros.

Specifications ispLSI 2032/A

Internal Timing Parameters ${ }^{1}$

## Over Recommended Operating Conditions

| PARAMETER | $\#^{2}$ | DESCRIPTION | -110 |  | -80 |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| Inputs |  |  |  |  |  |  |  |
| tio | 20 | Input Buffer Delay | - | 1.7 | - | 2.2 | ns |
| tdin | 21 | Dedicated Input Delay | - | 3.4 | - | 4.8 | ns |
| GRP |  |  |  |  |  |  |  |
| tgrp | 22 | GRP Delay | - | 1.7 | - | 2.6 | ns |
| GLB |  |  |  |  |  |  |  |
| t4ptbpc | 23 | 4 Product Term Bypass Path Delay (Combinatorial) | - | 4.9 | - | 7.2 | ns |
| t4ptbpr | 24 | 4 Product Term Bypass Path Delay (Registered) | - | 4.8 | - | 7.2 | ns |
| t1ptxor | 25 | 1 Product Term/XOR Path Delay | - | 6.2 | - | 8.8 | ns |
| t20ptxor | 26 | 20 Product Term/XOR Path Delay | - | 6.8 | - | 9.2 | ns |
| txoradj | 27 | XOR Adjacent Path Delay ${ }^{3}$ | - | 7.5 | - | 10.2 | ns |
| tgbp | 28 | GLB Register Bypass Delay | - | 0.1 | - | 0.0 | ns |
| tgsu | 29 | GLB Register Setup Time befor Clock | 0.5 | - | 0.1 | - | ns |
| tgh | 30 | GLB Register Hold Time after Clock | 4.0 | - | 6.0 | - | ns |
| tgco | 31 | GLB Register Clock to Output Delay | - | 0.6 | - | 0.4 | ns |
| tgro | 32 | GLB Register Reset to Output Delay | - | 1.8 | - | 2.2 | ns |
| tptre | 33 | GLB Product Term Reset to Register Delay | - | 5.9 | - | 8.8 | ns |
| tptoe | 34 | GLB Product Term Output Enable to I/O Cell Delay | - | 7.1 | - | 12.8 | ns |
| tptck | 35 | GLB Product Term Clock Delay | 4.0 | 7.0 | 5.5 | 9.5 | ns |
| ORP |  |  |  |  |  |  |  |
| torp | 36 | ORP Delay | - | 1.5 | - | 2.1 | ns |
| torpbp | 37 | ORP Bypass Delay | - | 0.5 | - | 0.6 | ns |
| Outputs |  |  |  |  |  |  |  |
| tob | 38 | Output Buffer Delay | - | 1.2 | - | 2.4 | ns |
| ts | 39 | Output Slew Limited Delay Adder | - | 10.0 | - | 10.0 | ns |
| toen | 40 | I/O Cell OE to Output Enabled | - | 4.0 | - | 6.4 | ns |
| todis | 41 | I/O Cell OE to Output Disabled | - | 4.0 | - | 6.4 | ns |
| tgoe | 42 | Global Output Enable | - | 3.0 | - | 5.6 | ns |
| Clocks |  |  |  |  |  |  |  |
| tgy0 | 43 | Clock Delay, Y0 to Global GLB Clock Line (Ref. clock) | 3.2 | 3.2 | 4.6 | 4.6 | ns |
| tgy $1 / 2$ | 44 | Clock Delay, Y1 or Y2 to Global GLB Clock Line | 3.2 | 3.2 | 4.6 | 4.6 | ns |
| Global Reset |  |  |  |  |  |  |  |
| tgr | 45 | Global Reset to GLB | - | 9.0 | - | 12.8 | ns |
| 1. Internal Timing Parameters are not tested and are for reference only. <br> 2. Refer to Timing Model in this data sheet for further details. <br> 3. The XOR adjacent path can only be used by hard macros. |  |  |  |  |  |  |  |

## Specifications ispLSI 2032/A

## ispLSI 2032/A Timing Model



## Derivations of tsu, th and tco from the Product Term Clock ${ }^{\mathbf{1}}$

```
tsu \(\quad=\) Logic + Reg su - Clock (min)
    \(=(\) tio \(+\mathbf{t g r p}+\mathbf{t} 20 \mathrm{ptxor})+(\) tgsu \()-(\) tio + tgrp \(+\mathbf{t p t c k}(\) min \())\)
    \(=(\# 20+\# 22+\# 26)+(\# 29)-(\# 20+\# 22+\# 35)\)
    \(2.1 \mathrm{~ns}=(0.6+0.7+4.1)+(0.5)-(0.6+0.7+2.5)\)
th \(\quad=\) Clock (max) + Reg h - Logic
    \(=(\) tio \(+\boldsymbol{t g r p}+\boldsymbol{t p t c k}(\) max \())+(\) tgh \()-(\) tio \(+\boldsymbol{t g r p}+\mathbf{t} 20 \mathrm{ptxor})\)
    \(=(\# 20+\# 22+\# 35)+(\# 30)-(\# 20+\# 22+\# 26)\)
    \(1.5 \mathrm{~ns}=(0.6+0.7+3.8)+(1.8)-(0.6+0.7+4.1)\)
tco \(=\) Clock (max) + Reg co + Output
    \(=(\) tio + tgrp + tptck \((\) max \())+(\) tgco \()+(\) torp + tob \()\)
    \(=(\# 20+\# 22+\# 35)+(\# 31)+(\# 36+\# 38)\)
    \(7.7 \mathrm{~ns}=(0.6+0.7+3.8)+(0.7)+(0.7+1.2)\)
```

Note: Calculations are based upon timing specifications for the ispLSI 2032/A-180L

## Specifications ispLSI 2032/A

## Power Consumption

Power consumption in the ispLSI 2032 and 2032A devices depends on two primary factors: the speed at which the device is operating and the number of Product Terms
used. Figure 4 shows the relationship between power and operating speed.

Figure 4. Typical Device Power Consumption vs fmax


Notes: Configuration of Two 16-bit Counters
Typical Current at $5 \mathrm{~V}, 25^{\circ} \mathrm{C}$
ICC can be estimated for the ispLSI 2032/A using the following equation:
For 2032/A -150, -180: ICC $(\mathrm{mA})=30+(\#$ of PTs * 0.46) + (\# of nets * Max freq * 0.012)
For 2032/A -135, -110, -80: ICC $(m A)=21+(\#$ of PTs * 0.30$)+(\#$ of nets * Max freq * 0.012 )
Where:
\# of PTs = Number of Product Terms used in design
\# of nets = Number of Signals used in device
Max freq = Highest Clock Frequency to the device (in MHz)
The ICC estimate is based on typical conditions ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$, room temperature) and an assumption of two GLB loads on average exists. These values are for estimates only. Since the value of ICC is sensitive to operating conditions and the program in the device, the actual ICC should be verified.

## Specifications ispLSI 2032/A

Pin Description


1. NC pins are not to be connected to any active signals, VCC or GND
2. Pins have dual function capability.

## Specifications ispLSI 2032/A

Pin Configuration

## ispLSI 2032/A 44-Pin PLCC Pinout Diagram



1. Pins have dual function capability.

## ispLSI 2032/A 44-Pin TQFP Pinout Diagram



1. Pins have dual function capability.

## Specifications ispLSI 2032/A

## Pin Configuration

## ispLSI 2032/A 48-Pin TQFP Pinout Diagram



1. NC pins are not to be connected to any active signal, Vcc or GND.
2. Pins have dual function capability.

## Specifications ispLSI 2032/A

Part Number Description

$135=$
$\mathrm{L}=$ Low
0212A/2032
ispLSI 2032/A Ordering Information
COMMERCIAL

| FAMILY | fmax (MHz) | tpd (ns) | ORDERING NUMBER | PACKAGE |
| :---: | :---: | :---: | :---: | :---: |
| ispLSI | 180 | 5.0 | ispLSI 2032A-180LJ44 | 44-Pin PLCC |
|  | 180 | 5.0 | ispLSI 2032A-180LT44 | 44-Pin TQFP |
|  | 180 | 5.0 | ispLSI 2032A-180LT48 | 48-Pin TQFP |
|  | 154 | 5.5 | ispLSI 2032A-150LJ44 | 44-Pin PLCC |
|  | 154 | 5.5 | ispLSI 2032A-150LT44 | 44-Pin TQFP |
|  | 154 | 5.5 | ispLSI 2032A-150LT48 | 48-Pin TQFP |
|  | 137 | 7.5 | ispLSI 2032A-135LJ44 | 44-Pin PLCC |
|  | 137 | 7.5 | ispLSI 2032A-135LT44 | 44-Pin TQFP |
|  | 137 | 7.5 | ispLSI 2032A-135LT48 | 48-Pin TQFP |
|  | 111 | 10 | ispLSI 2032A-110LJ44 | 44-Pin PLCC |
|  | 111 | 10 | ispLSI 2032A-110LT44 | 44-Pin TQFP |
|  | 111 | 10 | ispLSI 2032A-110LT48 | 48-Pin TQFP |
|  | 84 | 15 | ispLSI 2032A-80LJ44 | 44-Pin PLCC |
|  | 84 | 15 | ispLSI 2032A-80LT44 | 44-Pin TQFP |
|  | 84 | 15 | ispLSI 2032A-80LT48 | 48-Pin TQFP |

Table 2-0041A/2032A
INDUSTRIAL

| FAMILY | fmax $(\mathrm{MHz})$ | tpd $(\mathrm{ns})$ | ORDERING NUMBER | PACKAGE |
| :---: | :---: | :---: | :---: | :---: |
| ispLSI | 84 | 15 | ispLSI 2032A-80LJ44I | 44-Pin PLCC |
|  | 84 | 15 | ispLSI 2032A-80LT44I | 44-Pin TQFP |
|  | 84 | 15 | ispLSI 2032A-80LT48I | 48-Pin TQFP |

## Specifications ispLSI 2032/A

COMMERCIAL

| FAMILY | fmax (MHz) | tpd (ns) | ORDERING NUMBER | PACKAGE |
| :---: | :---: | :---: | :---: | :---: |
| ispLSI | 180 | 5.0 | ispLSI 2032-180LJ | 44-Pin PLCC |
|  | 180 | 5.0 | ispLSI 2032-180LT44 | 44-Pin TQFP |
|  | 180 | 5.0 | ispLSI 2032-180LT48 | 48-Pin TQFP |
|  | 154 | 5.5 | ispLSI 2032-150LJ | 44-Pin PLCC |
|  | 154 | 5.5 | ispLSI 2032-150LT44 | 44-Pin TQFP |
|  | 154 | 5.5 | ispLSI 2032-150LT48 | 48-Pin TQFP |
|  | 137 | 7.5 | ispLSI 2032-135LJ | 44-Pin PLCC |
|  | 137 | 7.5 | ispLSI 2032-135LT44 | 44-Pin TQFP |
|  | 137 | 7.5 | ispLSI 2032-135LT48 | 48-Pin TQFP |
|  | 111 | 10 | ispLSI 2032-110LJ | 44-Pin PLCC |
|  | 111 | 10 | ispLSI 2032-110LT44 | 44-Pin TQFP |
|  | 111 | 10 | ispLSI 2032-110LT48 | 48-Pin TQFP |
|  | 84 | 15 | ispLSI 2032-80LJ | 44-Pin PLCC |
|  | 84 | 15 | ispLSI 2032-80LT44 | 44-Pin TQFP |
|  | 84 | 15 | ispLSI 2032-80LT48 | 48-Pin TQFP |

INDUSTRIAL

| FAMILY | $\boldsymbol{f m a x}(\mathrm{MHz})$ | tpd $(\mathrm{ns})$ | ORDERING NUMBER | PACKAGE |
| :---: | :---: | :---: | :---: | :---: |
| ispLSI | 84 | 15 | ispLSI 2032-80LJI | 44-Pin PLCC |
|  | 84 | 15 | ispLSI 2032-80LT44I | 44-Pin TQFP |
|  | 84 | 15 | ispLSI 2032-80LT48I | 48-Pin TQFP |


[^0]:    Copyright © 2002 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice

